Renesas Electronics /R7FA6M1AD /USBFS /CFIFOCTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFIFOCTR

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DTLN0 (0)FRDY 0 (0)BCLR 0 (0)BVAL

BVAL=0, BCLR=0, FRDY=0

Description

CFIFO Port Control Register

Fields

DTLN

Receive Data LengthIndicates the length of the receive data.

FRDY

FIFO Port Ready

0 (0): FIFO port access is disabled.

1 (1): FIFO port access is enabled.

BCLR

CPU Buffer Clear

0 (0): Invalid

1 (1): Clears the buffer memory on the CPU side

BVAL

Buffer Memory Valid Flag

0 (0): Invalid

1 (1): Writing ended

Links

()